System-on-chip (SoC) designs provide integrated solutions to challenging design probfeins in the tekconmunication, mulhmedia, and consumer electronics domains. Much ofthe progress in these fields hinges on the designers abilih, to conceive complex electronic engines under strong time-to market pressure. Success will re{v on using appropriate design and process technologies, on the abihity to interconnect existing components including procrssors, controllers. and "my arrcy reliably m well as an fhe capabiliq to validade such coniplex designs. This last point is h e topic of lhis paper which presents a prototyping melhodology and flexible hardware plalform developed to facilitate rapid prototypiirg and validutioii of such telecomtnunication ystenis.
Introduction
The transition to SoC design is not straightforward and brings different challenges. While systems complexity is growing, the time-to-market window is decreasing and the simulation times become prohibitive. This can be dealt in several ways: by raising the design level of abstraction, by reusing IP and by the use of real-time emulation platforms.
The first solution requires good high-level synthesis tools and description languages. The second is accomplished by socketization. Thus, standards are very useful.
VSIA [ 11 releases on-chip bus (OCB) interface standard to facilitate design reuse hence accelerating design architectures exploration and synthesis methodologies on a real-time prototyping platform. Software drivers and glue logic are generated to connect processors to peripheral devices, hardware co-processors, or communication interfaces.
We are using h s prototyping platform and methodology in the framework of the 4-More TST European project [ 2 ] , in which our laboratory is widely involved. The project purpose is a twofold study: transmission techniques for integrated broadband cellular systems, eg. MC-CDMA, and SoC architecture design for high performance demanding telecom systems. The first part o f this paper describes the hardware prototyping platform based on a configurable Network-onChip (NoC) [3j implemented with the PCI bus. In fact here the NoC is a hierarchical bus. The prototyping platform is used to validate the whole SoC designed around the proposed NoC, with a real-time execution. Numerous papers have described solutions to help the design of SoC based on micronetwork [4] .
The second part presents LEON processor [5] which acts as software component on our prototyping platform. Our work is focused on its architecture simplification and adaptation to build a multiprocessor system which communicates through PCI OCB. An implementation example using 3 LEON processors with VCI interfaces and PCI backbone is presented and compared with an M A -AHB I61 OCB which is widely diffused in SoC designs.
Related Work
Hardwaresoftware co-design approaches differ from one another by their target architectures and by their objectives.
The synthesis from specification allows integration of application-specific and programmable components. Highlevel descriptions of system are refined into a physical implementation. The focus is put on one of the following points: interfacing, partitioning, refinement, simulation and synthcsis. The platform approach has a goal to map an application into a pre-designed complex SoC architecture, by configuring and extending this architecture.
The (See figure 1 .) . The wrapper is quite specific to each bus and it must have a compatible interface with any type of component, possibly a VCI interface. This approach requires to provide two wrappers for each side of the communication bus: a device driver (soft) for software implementation using a microprocessor and a bus controller IP (hard) which is compatible with VCI interface. 
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Our platform is based on a micronetwork infrastructure which implements the lower level layers of the communication stack protocols. Each layer of the whole micronetwork is configurable in terms of architecture, that is bus numbers, sizes, frequencies and topology organization.
An overall overview of the micro-network architecture used in our prototyping platform is presented in Figure 2 . 
Fig. 3.2-rack platform
This platform can be configured to match the structure of the SoC in terms of busses sizes and organization. In that way, the entire SoC is managed and tested in real-time from a PC host computer through its PCI bus.
This platform consists of a hierarchy of PCI racks receiving seven 8-FPGA boards each. Figure 3 presents an example of a 2-level hierarchical platform with two racks 755 connected to a host computer which is used for test purposes or for the modelling of a computer application software part. We are using 8 Xilinx XC2V6000 FPGAs connected via the PCI bus. An example of a SoC floorplan designed around the PCI NoC with the platform presented here is shown in figure 4. 
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LEON'S integration on prototyping platform
The LEON processor is a synthesisable VHDL model of a 32-bit processor compliant with the SPARC V8 architecture. The model is highly configurable (register windows, instruction and data caches), and particularly suitable for system-on-a-chip (SOC) designs. The full source code is available under the GNU LGPL license. For the integration in our platform we have chosen to simplify the previous architecture and discard AMBA bus utilization, whch isn't our prototyping platform communication medium. LEONs through PCI bus is provided. Hence instruction and data accesses are local on each processors. PCI bus is reserved for inter-Leons communications or with others modules. The software adaptation layer is represented by the PCI interface module, The wrapper which has access to the bus is integrated in the PCI-IP. Both modules have VCI interfaces. After the compilation phase of C/C+ applications for LEONs, we obtain memory initialisation files (mi0 for each ROM. Theses files are then used during synthesis phase of the whole design 
Implementation Results
Two micro-network models based upon PCI and M A -A H B backbone have been synthesized and compared. The results in terms of timing and logic resources are summarized in the following tables. These features are obtained with Xilinx Virtex FPGA(xc2v6000-6 ) and Leonard0 Spectrum synthesis tool. Tables 1 and 2 summarize these results. All the processor memories (instruction / data caches and ROM/RAM memories) are implemented with BIockRam Virtex Technology.
Our AMBA-AHB model is designed for a straightforward DMA transfer between LEONs without waitstates or interrupt considerations. This two kind of onchip busses differ in their bus arbiterldecoder way of implementation. The bus decoder, which selects a slave targeted by a master request, is embedded in each PCI agent, whereas this function is located within bus arbiter module for Timing results for one-word transaction is clearly in advantage of M A -A H B version. A more optimized version of PCI-IP module, particularly €or the bus decoder functionality can achieve same results. T h i n g features of AMI3A-AHB or PCI based models are similar for wide data btock transfers by the use of large burst requests. Bandwidth results are calculated for a 100 MHZ bus frequency, which is obtained from our synthesis results for a micro-network based on three LEONs. The following tables summarize these results. 
. Conclusion
In this paper we have described a prototyping platform used to design large and complex systems on a single chip. This platform concepts answer the need to amortize the enormous engineering cost involved in designing and testing large chips and by the demand for easy-to-use methods to exploit the parallel processing capacity provided by multiple computational IP resources.
We have described a physical prototyping platform which implements the PCI based NoC and the whole SoC under design, with expandabIe lowcost racks and FPGA boards. First results have shown its ability to efficiently deal with high performances telecom applications. The results presented here confirm the ability to use PCI: as an OCB, with the main advantage o f high availability of design and test tools and boards for this widespread bus.
Applications using RTEMS [ 111 executive services can be compiled for LEON processors. We are working on the development of a multiprocessor communications interface layer (MPCI), which enable processors to communicate with one another on the OCB through RTEMS multiprocessing capabilities. We obtain a real-time multiprocessor system. Furthermore a large part of software and hardware components of this prototyping platform are free source codes and based on a non-proprietary OCB. We also plan to integrate the PCI-X standard for more efficient communications and backward compatibility.
